Pre-Grant Publication Number: 20080104325
Temporally relevant data placement
Please help the USPTO examine the application by evaluating the relevance of the publicly submitted prior art to the patent application. Peer To Patent forwards the Top 10 most relevant prior art submissions and their annotations to the USPTO.

Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Prior Art Detail
Annotations(0)
#291US5721865: Information processing apparatus with prefetch control for prefetching data structure from memory through cache memory
Applies to Claims 1,13
Submitted by: Diane WillisLast updated: over 4 years ago
0 thumbs up 0 thumbs down
Summary / Description
Summary / Description..a prefetch unit incorporates therein a circuit for issuing a request to read out one group of data to be prefetched and registers for holding the group of data read .. The group of data are read out from a cache memory or a main memory under the control of a cache request unit....
 
Basic Information
Type of Prior ArtIssued Patents - US
 
CountryUnited States of America
 
Patent/Application #5721865
 
Kind CodeUnited States (US) - United STATES Patent - A
 
Patentee NameHitachi, Ltd., Hewlett-Packard Company
 
Relevant Pages, Columns, or Lines
 
URL
 
Filing DateJanuary 18, 1996
 
Additional Information
 
Notes / To Do
NotesPrior art entered on behalf of John-David Wellman.
 
Excerpt
Excerpt
An object of the present invention is to solve the problems of the second prior art and provide an information processing apparatus having a prefetch circuit with a higher function. A more specific object of the present invention is to provide an information processing apparatus capable of speeding up prefetching by skillfully utilizing a cache memory in a memory such as a main memory or the like.
 
Relevance
Claims
1
An apparatus comprising:one or more memories to store data for access by a consumer agent; anda monitor agent to monitor access by a producer agent or the consumer agent to the one or more memories and to cause data to be moved, at a time determined by the monitor agent and not as part of a request from the consumer agent, from a first memory to a second memory that is accessible by the consumer agent with less latency than the first memory.
Relevance
Disclosed is a hardware implementation of a 'monitor agent' that provides prefetching and prefetch control.
Disclosed is a hardware implementation of a 'monitor agent' that provides prefetching and prefetch control.
Claim Chart
All
13
A method comprising:a monitor agent monitoring access by a producer agent or a consumer agent to one or more memories; andthe monitor agent causing data to be moved, at a time determined by the monitor agent and not as part of a request from the consumer agent, from a first memory to a second memory that is accessible by the consumer agent with less latency than the first memory.
Relevance
Disclosed is a hardware implementation of a 'monitor agent' that provides prefetching and prefetch control.
Disclosed is a hardware implementation of a 'monitor agent' that provides prefetching and prefetch control.
Claim Chart
All
0 days left
Activity
Application
Discussion (3)
Prior Art (9)
Research (0)
Subscribe to this Community
Invite a Reviewer
HOW TO USE PEER TO PATENT
Peer To Patent Videos