Pre-Grant Publication Number: 20080104325
Please help the USPTO examine the application by evaluating the relevance of the publicly submitted prior art to the patent application.
Peer To Patent forwards the Top 10 most relevant prior art submissions and their annotations to the USPTO.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Prior Art Detail
Summary / Description
| Summary / Description | A complier apparatus for a computer system that is capable of improving the hit rate of a cache memory is comprised of a prefetch target extraction device, a thread activation process insertion device, and a thread process creation device, and creates threads for performing prefetch and prepurge. Prefetch and prepurge threads created by this compiler apparatus perform prefetch and prepurge in parallel with the operation of the main program, by taking into consideration program priorities and the usage ratio of the cache memory. |
Basic Information
| Type of Prior Art | Issued Patents - US |
| Country | United States of America |
| Patent/Application # | US20050071572A1 |
| Kind Code | United States (US) - United STATES Patent - A |
| Patentee Name | Nakashima, Kiyoshi; Heishi, Taketo; Michimoto, Shohei |
| Relevant Pages, Columns, or Lines | |
| URL | |
| Filing Date | July 8, 2004 |
| Additional Information | |
Notes / To Do
| Notes | Prior art entered on behalf of John-David Wellman. |
Excerpt
Excerpt The computer system according to the present invention is a computer system comprising: a cache memory that stores one or more of instructions and data that are stored in a main memory; and a cache memory control unit operable to control the cache memory, wherein the cache memory control unit measures a usage ratio of the cache memory, and controls the cache memory according to said measured usage ratio.
This configuration makes it possible for a program being executed by the processor to know the usage ratio of the cache memory. Accordingly, it becomes possible for such program to perform processing of not performing a prefetch, for example, when the usage ratio of the cache memory is high. As a result, it becomes possible to circumvent the case where instructions or data used by a program with a higher priority is flushed from the cache memory, and therefore to increase the hit rate of the cache memory.
With the above configuration, a prefetch thread is created in addition to the main task. By adding a prefetch thread to the source program, it becomes possible to makes an efficient use of the cache memory.
|
Relevance
Claims
1
Relevance
Disclosed is a cache memory control unit, 'monitor agent'.
Prefetch threads are dynamically created to react to consumer and producer accesses.
Disclosed is a cache memory control unit, 'monitor agent'.
Prefetch threads are dynamically created to react to consumer and producer accesses.
Claim Chart
All
13
Relevance
Disclosed is a cache memory control unit, 'monitor agent'.
Prefetch threads are dynamically created to react to consumer and producer accesses.
Disclosed is a cache memory control unit, 'monitor agent'.
Prefetch threads are dynamically created to react to consumer and producer accesses.
Claim Chart
All
0 days left
