Pre-Grant Publication Number: 20070233761
Crossbar arithmetic processor
Please help the USPTO examine the application by evaluating the relevance of the publicly submitted prior art to the patent application. Peer To Patent forwards the Top 10 most relevant prior art submissions and their annotations to the USPTO.

Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Prior Art Detail
Annotations(0)
#133Array-Based Architecture for Molecular Electronics
Applies to Claims 1,11,12,16,17,2,6,7
Submitted by: Sandeep SharmaLast updated: over 5 years ago
0 thumbs up 0 thumbs down
Summary / Description
Summary / DescriptionWe sketch a basic architecture for molecular electronics based on carbon nanotubes and silicon nanowires which can provide universal logic functionality with all logic and signal restoration operating at the molecular scale. The key properties of this architecture are its minimalism, defect tolerance, and compatibility with emerging, bottom-up, nanoscale fabrication techniques.
 
Basic Information
Type of Prior ArtOnline Publication
 
URLhttp://Array-Based Architecture...
 
Author/CreatorDeHon, A.
 
TitleArray-Based Architecture for Molecular Electronics
 
Publication DateMarch 20, 2003
 
PublisherIEEE Transactions on Nanotechnology
 
Directions to Document LocationVolume: 2, Issue: 1, page(s): 23- 32
 
Additional Information
 
Notes / To Do
Notes
 
Excerpt
Excerpt
Page 1, Para 1: “We show how to organize the carbon nanotubes, silicon nanowires, and molecular scale devices which are now being developed into an operational computing system. The molecular-scale wires can be arranged into interconnected, crossed arrays (same as creossbars) with non-volatile switching devices at their crosspoints; these crossed arrays (same as crossbars) can function as programmable-logic arrays and programmable interconnect (See Figure 1). Using nanoscale FET devices, we provide both signal restoration and programming support for the non-volatile switches. The result is a programmable logic device which can be configured to compute any logical function and which operates entirely at the nanoscale.” Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). The crossed arrays can act as memory cores, Programmable-Logic Array (PLA)-planes, and crossbars—memory, compute, and interconnect—all the key elements we need to implement computations.”
 
Relevance
Claims
1
A computing device comprising: at least one crossbar array including a first set of N conductive parallel wires (N≧2) forming a set of columns and a second set of M conductive parallel wires (M≧2) forming a set of rows, and formed so as to intersect the first set of conductive parallel wires, wherein intersections are formed between the first and second sets of wires forming M×N crosspoints wherein each of the crosspoints is programmable so as to be in a relatively high conductive state representative of a binary value 1 or a relatively low conductive state representative of a binary value 0; a programming unit configured to program the crosspoints to have one of the relatively high conductive state or the relatively low conductive state so that at least one column of the crossbar array stores a bit pattern representative of a programmed numerical value; an input unit configured to provide a bit pattern representative of an input numerical value to the columns of the crossbar array; and a post-processing unit configured to convert analog signals output from each of the rows of the crossbar array into digital output bit patterns and configured to combine the digital output bit patterns so as to form a resultant bit pattern representative of an output numerical value, wherein the output numerical value is mathematically dependent on both the programmed numerical value and the input numerical value.
Relevance
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). The crossed arrays can act as memory cores, Programmable-Logic Array (PLA)-planes, and crossbars—memory, compute, and interconnect—all the key elements we need to implement computations.”
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). The crossed arrays can act as memory cores, Programmable-Logic Array (PLA)-planes, and crossbars—memory, compute, and interconnect—all the key elements we need to implement computations.”
Claim Chart
All
2
The computing device of Claim 1, wherein the at least one crossbar array includes a resistance layer in which the resistance may be modified by application of a sufficient voltage or current.
Relevance
Section 2, para 3: "At this distance the tunneling current between the crossed conductors is small, resulting, effectively, in a very high resistance between the conductors (Gohms). In the second state, the tubes come into contact and are held together via molecular forces. In this state, there is little resistance between the tubes. By applying a voltage to the tubes, one can charge them to the same or opposite polarities and use electrical charge attraction/ repulsion to cross the energy gap between the two bistable states, effectively setting or resetting the programming of the connection."
Section 2, para 3: "At this distance the tunneling current between the crossed conductors is small, resulting, effectively, in a very high resistance between the conductors (Gohms). In the second state, the tubes come into contact and are held together via molecular forces. In this state, there is little resistance between the tubes. By applying a voltage to the tubes, one can charge them to the same or opposite polarities and use electrical charge attraction/ repulsion to cross the energy gap between the two bistable states, effectively setting or resetting the programming of the connection."
Claim Chart
All
6
The computing device of Claim 1, wherein the wires of the at least one crossbar array are formed from individual nanotubes or nanotube ribbons.
Relevance
Section 1, Para 1: "We show how to organize the carbon nanotube, silicon nanowires, and molecular scale devices which are now being developed into an operational computing system. The molecular-scale wires can be arranged into interconnected, crossed arrays with non-volatile switching devices at their crosspoints; these crossed arrays can function as programmable-logic arrays and programmable interconnect (See Figure 1)."
Section 1, Para 1: "We show how to organize the carbon nanotube, silicon nanowires, and molecular scale devices which are now being developed into an operational computing system. The molecular-scale wires can be arranged into interconnected, crossed arrays with non-volatile switching devices at their crosspoints; these crossed arrays can function as programmable-logic arrays and programmable interconnect (See Figure 1)."
Claim Chart
All
7
The computing device of Claim 1, wherein the at least one crossbar array includes a plurality of cascaded crossbar arrays and consecutive crossbar arrays are connected by an interface circuit.
Relevance
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). Figure 14 and Figure 13 show that cascading is done to achieve computing objectives.
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). Figure 14 and Figure 13 show that cascading is done to achieve computing objectives.
Claim Chart
All
11
A method comprising: providing at least one crossbar array including a first set of N conductive parallel wires (N≧2) forming a set of columns and a second set of M conductive parallel wires (M≧2) forming a set of rows, and formed so as to intersect the first set of conductive parallel wires, wherein intersections are formed between the first and second sets of wires forming M×N crosspoints wherein each of the crosspoints is programmable so as to be in a relatively high conductive state representative of a binary value 1 or a relatively low conductive state representative of a binary value 0; programming the crosspoints to have one of the relatively high conductive state or the relatively low conductive state so that at least one column of the crossbar array stores a bit pattern representative of a programmed numerical value; inputting a bit pattern representative of an input numerical value to the columns of the crossbar array; and converting analog signals output from each of the rows of the crossbar array into digital output bit patterns and configured to combine the digital output bit patterns so as to form a resultant bit pattern representative of an output numerical value, wherein the output numerical value is mathematically dependent on both the programmed numerical value and the input numerical value.
Relevance
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). The crossed arrays can act as memory cores, Programmable-Logic Array (PLA)-planes, and crossbars—memory, compute, and interconnect—all the key elements we need to implement computations.”
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). The crossed arrays can act as memory cores, Programmable-Logic Array (PLA)-planes, and crossbars—memory, compute, and interconnect—all the key elements we need to implement computations.”
Claim Chart
All
12
The method of Claim 11, wherein the provided at least one crossbar array includes a resistance layer in which the resistance may be modified by application of a sufficient voltage or current.
Relevance
Section 2, para 3: "At this distance the tunneling current between the crossed conductors is small, resulting, effectively, in a very high resistance between the conductors (Gohms). In the second state, the tubes come into contact and are held together via molecular forces. In this state, there is little resistance between the tubes. By applying a voltage to the tubes, one can charge them to the same or opposite polarities and use electrical charge attraction/ repulsion to cross the energy gap between the two bistable states, effectively setting or resetting the programming of the connection."
Section 2, para 3: "At this distance the tunneling current between the crossed conductors is small, resulting, effectively, in a very high resistance between the conductors (Gohms). In the second state, the tubes come into contact and are held together via molecular forces. In this state, there is little resistance between the tubes. By applying a voltage to the tubes, one can charge them to the same or opposite polarities and use electrical charge attraction/ repulsion to cross the energy gap between the two bistable states, effectively setting or resetting the programming of the connection."
Claim Chart
All
16
The method of Claim 11, wherein the wires of the at least one crossbar array are formed from individual nanotubes or nanotube ribbons.
Relevance
Section 1, Para 1: "We show how to organize the carbon nanotube, silicon nanowires, and molecular scale devices which are now being developed into an operational computing system. The molecular-scale wires can be arranged into interconnected, crossed arrays with non-volatile switching devices at their crosspoints; these crossed arrays can function as programmable-logic arrays and programmable interconnect (See Figure 1)."
Section 1, Para 1: "We show how to organize the carbon nanotube, silicon nanowires, and molecular scale devices which are now being developed into an operational computing system. The molecular-scale wires can be arranged into interconnected, crossed arrays with non-volatile switching devices at their crosspoints; these crossed arrays can function as programmable-logic arrays and programmable interconnect (See Figure 1)."
Claim Chart
All
17
The method of Claim 11, wherein the step of providing of at least one crossbar array includes providing a plurality of cascaded crossbar arrays and providing interface circuitry connecting consecutive crossbar arrays.
Relevance
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). Figure 14 and Figure 13 show that cascading is done to achieve computing objectives.
Figure 1 illustrates a nanowire crossbar arrangement. Figures 4 and 5 illustrate logical function implementation. Page 2, Last Para: “Armed with these building blocks and properties, we consider an architecture based on a collection of interconnected arrays (See Figure 1). Figure 14 and Figure 13 show that cascading is done to achieve computing objectives.
Claim Chart
All
0 days left
Activity
Application
Discussion (0)
Prior Art (11)
Research (0)
Subscribe to this Community
Invite a Reviewer
HOW TO USE PEER TO PATENT
Peer To Patent Videos