Pre-Grant Publication Number: 20070233761
Please help the USPTO examine the application by evaluating the relevance of the publicly submitted prior art to the patent application.
Peer To Patent forwards the Top 10 most relevant prior art submissions and their annotations to the USPTO.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Prior Art Detail
#122 POINT CONTACT ARRAY, NOT CIRCUIT, AND ELECTRONIC CIRCUIT COMPRISING THE SAME
Applies to Claims 1
Summary / Description
| Summary / Description | The publication discloses a computing device for performing arithmetical operations, using an array of programmable resistances. |
Basic Information
| Type of Prior Art | Issued Patents - US |
| Country | Japan |
| Patent/Application # | EP1331671A1 |
| Kind Code | European Patent Office (E... - Publ. of Application with sear... - A1 |
| Patentee Name | JAPAN SCIENCE AND TECHNOLOGY CORPORATION |
| Relevant Pages, Columns, or Lines | Pages 2,3 & 5. Figures 2, |
| URL | http://www.freepatentsonline.co... |
| Filing Date | July 30, 2003 |
| Additional Information | |
Notes / To Do
| Notes | |
Excerpt
Excerpt "In consideration of the above situations, a first object of the present invention is to provide a point contact array including a plurality of point contacts each of which electrically and reversibly controls conductance between electrodes and each of which is applicable to an arithmetic circuit, a logic circuit, and a memory device." (pp.2, paragraph 0013)
"[10] In the point contact array described in [8], preferably, the quantized conductance of each point contact is used as an input signal, and the potentials of the respective electrodes are controlled to perform addition or subtraction of the input signals." (pp.3,paragraph 0015)
"Fig. 4 shows the result of the arithmetic operation according to the second embodiment of the present invention. Below a graph, the inputted N 1 and N 2 and measured N out are shown so as to correspond to the abscissa axis of the graph. It is found that the obtained current I out has quantized conductance corresponding to (N 1 + N 2 ). In other words, the addition is correctly performed. According to the present embodiment, 16 addition results corresponding to N 1 = 0 to 3 and N 2 = 0 to 3 are shown in the same way as the first embodiment. Larger quantum numbers can also be used. For the number of point contacts used, namely, the number of inputs, three or more inputs can also be used." (pp.5, paragraph 0040) |
Relevance
Claims
1
Relevance
EP1331671A1 discloses a computing device for performing arithmetical operations, using an array of programmable resistances.
EP1331671A1 discloses a computing device for performing arithmetical operations, using an array of programmable resistances.
Claim Chart
All
