1

A multiprocessor system comprising a plurality of processors, whereinthe processors execute, at a time of migrating a task running on own processor to another processor, a transmitting task for transmitting the migration target task to a destination processor, and

when an interrupt request to be received and handled by an interrupt handler accompanying the migration target task is generated during transmission of the migration target task, the transmitting task receives the interrupt request instead of the interrupt handler and starts the interrupt handler.

View Prior Art for Claim

2

The multiprocessor system according to Claim 1, further comprising a storage unit that is readable and writable by the processors, whereinthe transmitting task transmits the migration target task to the destination processor via the storage unit.

View Prior Art for Claim

3

The multiprocessor system according to Claim 1, whereinthe destination processor executes a receiving task for receiving the migration target task,

the receiving task gets an interrupt handle permission to perform an interrupt handler accompanying the migration target task, which is got by only one of the own processor and a source processor of the migration target task, and after completion of reception of the migration target task by the own processor, deletes the migration target task from the source processor and gets out the interrupt handle permission, and

upon reception of the interrupt request, a transmitting task being executed by the source processor attempts to get the interrupt handle permission, and when the interrupt handle permission is got, starts an interrupt handler accompanying the migration target task.

View Prior Art for Claim

4

The multiprocessor system according to Claim 3, further comprising a storage unit that is readable and writable by the processors, whereinthe storage unit stores interrupt handle permission information that indicates a processor that has the interrupt handle permission, among the processors.

View Prior Art for Claim

5

The multiprocessor system according to Claim 1, whereinthe processors includes a processor that executes a migration instruction task for generating migration control information in which a migration target task and a destination processor of the migration target task are specified, and

a transmitting task being executed by a source processor of the migration target task transmits the migration target task based on the migration control information.

View Prior Art for Claim

6

The multiprocessor system according to Claim 5, further comprising a storage unit that is readable and writable by the processors, whereinthe storage unit stores the migration control information.

View Prior Art for Claim

7

The multiprocessor system according to Claim 5, wherein when there is a processor that is executing tasks of a number exceeding a predetermined number, the task operating in the processor is specified as a migration target task, and a processor, in which number of tasks being executed does not exceed the predetermined number even if the migration target task is added thereto, is specified as a destination processor.

View Prior Art for Claim

8

The multiprocessor system according to Claim 5, wherein when a total number of tasks being executed by the processors becomes a state that can be executed by fewer number of processors, the migration instruction task generates migration control information specifying all the tasks being executed by a processor having smallest number of tasks being executed as migration target tasks.

View Prior Art for Claim

9

The multiprocessor system according to Claim 7, wherein the migration instruction task causes a processor that is executing the migration target task to start the transmitting task.

View Prior Art for Claim

10

The multiprocessor system according to Claim 8, wherein the migration instruction task causes a processor that is executing the migration target task to start the transmitting task.

View Prior Art for Claim