Pre-Grant Publication Number: 20090106489
View Prior Art submitted by the community. You can see full text, rate and annotate the Prior Art by clicking on any of the listed Prior Art references. You can also click on the name of the person who submitted art to view their profile and any other Prior Art they have previously submitted.
 
How to Rate Prior Art
Rating Prior Art - Click the thumbs up or down to indicate if a submission is relevant enough to the claims of the application to deserve a spot in the Top 10 submissions that will be forwarded to the patent examiner. Rating should be based only on relevance. For an explanation of prior art, please visit the Tutorial Page.
Prior Art (3)
Patent/Application # 20040143613
Description
..having a register array..plurality of operands, a pipeline for executing..instructions with a plurality of stages, ..having a stage register, data input registers..(which) form the first stage register of the pipeline. An input port loads..into one..data input registers. A plurality of bypass-registers are provided, the input of which is connected to the input port,and the output..provided to the data input registers, such that data propagating through the pipeline to be loaded into the register array can be immediately supplied to one or more particular data input registers from a respective bypass-register...
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Diane WillisLast updated: almost 4 years ago
Title IBM Journal of Research and Development
ISBN
Description
Article describing a multiply-add-fused (MAF) unit.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Diane WillisLast updated: almost 4 years ago
Patent/Application # 4969118
Description
Processor floating point unit - provides for simultaneous multiply and add operations
0 thumbs up 0 thumbs down
Annotations(0)