Processor floating point unit - provides for simultaneous multiply and add operations

Article describing a multiply-add-fused (MAF) unit.

..having a register array..plurality of operands, a pipeline for executing..instructions with a plurality of stages, ..having a stage register, data input registers..(which) form the first stage register of the pipeline. An input port loads..into one..data input registers. A plurality of bypass-registers are provided, the input of which is connected to the input port,and the output..provided to the data input registers, such that data propagating through the pipeline to be loaded into the register array can be immediately supplied to one or more particular data input registers from a respective bypass-register...