1

A computing device comprising: at least one crossbar array including a first set of N conductive parallel wires (N≧2) forming a set of columns and a second set of M conductive parallel wires (M≧2) forming a set of rows, and formed so as to intersect the first set of conductive parallel wires, wherein intersections are formed between the first and second sets of wires forming M×N crosspoints wherein each of the crosspoints is programmable so as to be in a relatively high conductive state representative of a binary value 1 or a relatively low conductive state representative of a binary value 0;

a programming unit configured to program the crosspoints to have one of the relatively high conductive state or the relatively low conductive state so that at least one column of the crossbar array stores a bit pattern representative of a programmed numerical value;

an input unit configured to provide a bit pattern representative of an input numerical value to the columns of the crossbar array; and

a post-processing unit configured to convert analog signals output from each of the rows of the crossbar array into digital output bit patterns and configured to combine the digital output bit patterns so as to form a resultant bit pattern representative of an output numerical value,

wherein the output numerical value is mathematically dependent on both the programmed numerical value and the input numerical value.

View Prior Art for Claim

2

The computing device of Claim 1, wherein the at least one crossbar array includes a resistance layer in which the resistance may be modified by application of a sufficient voltage or current.

View Prior Art for Claim

3

The computing device of Claim 2, wherein the resistance layer includes a conducting polymer or an organic semiconductor.

View Prior Art for Claim

4

The computing device of Claim 2, wherein the resistance layer includes a perovskite material.

View Prior Art for Claim

5

The computing device of Claim 2, wherein the resistance layer includes a chalcogenide material.

View Prior Art for Claim

6

The computing device of Claim 1, wherein the wires of the at least one crossbar array are formed from individual nanotubes or nanotube ribbons.

View Prior Art for Claim

7

The computing device of Claim 1, wherein the at least one crossbar array includes a plurality of cascaded crossbar arrays and consecutive crossbar arrays are connected by an interface circuit.

View Prior Art for Claim

8

The computing device of Claim 1, wherein the programmed numerical value is a multiplicand, the input numerical value is a multiplier, and the output numerical value is a product of the multiplicand and multiplier.

View Prior Art for Claim

9

The computing device of Claim 1, wherein a plurality of the columns of the at least one crossbar array each stores a separate programmed numerical value and the output numerical value is a sum of a selected subset of the programmed numerical values wherein the selected subset is dependent on the input numerical value.

View Prior Art for Claim

10

The computing device of Claim 1, wherein N≧32.

View Prior Art for Claim