Peer To Patent

View Prior Art for Claim 00008

A computer readable medium having instructions for causing a computer to execute a method, comprising: lowering a core voltage of one of two processors executing instructions in synchronization to determine a first voltage value;

raising the core voltage of the one processor to determine a second voltage value; and

using the first and second voltage values to tune the core voltage of the one processor to increase performance of the two processors.

#67Making Typical Silicon Matter with Razor

Applies to Claims 1,14,2,8

Submitted by: Mark NowotarskiLast updated: almost 6 years ago

Title Computer

ISBN

Description

A codesign methodology incorporates timing speculation into a low-power micropocessor pipeline and shaves energy levels far below the point permitted by worst-case computation paths

1 thumb up 0 thumbs down

View Full Prior Art >

Annotations(1)

#83A Low-Power Microcontroller with On-Chip Self-Tuning Digital Clock-Generator for Variable-Load Applications

Applies to Claims 1,10,14,15,17,19,2,3,6,8

Submitted by: Lou SchefferLast updated: over 5 years ago

Title A Low-Power Microcontroller with On-Chip Self-Tuning Digital Clock-Generator for Variable-Load Appl

ISBN

Description

This paper describes a processor, controller, and machine readable description for processor tuning. It is tuning clock speed at constant voltage, but this would be commonly recognized to pertain to voltage tuning at constant speed.

0 thumbs up 0 thumbs down

View Full Prior Art >

Annotations(0)